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ABSTRACT  
   
The design and development of analog/mixed-signal (AMS) integrated 
circuits (ICs) is becoming increasingly expensive, complex, and lengthy. Rapid 
prototyping and emulation of analog ICs will be significant in the design and 
testing of complex analog systems. A new approach, Programmable ANalog 
Device Array (PANDA) that maps any AMS design problem to a transistor-level 
programmable hardware, is proposed. This approach enables fast system level 
validation and a reduction in post-Silicon bugs, minimizing design risk and cost. 
The unique features of the approach include 1) transistor-level programmability 
that emulates each transistor behavior in an analog design, achieving very fine 
granularity of reconfiguration; 2) programmable switches that are treated as a 
design component during analog transistor emulating, and optimized with the 
reconfiguration matrix; 3) compensation of AC performance degradation through 
boosting the bias current. Based on these principles, a digitally controlled 
PANDA platform is designed at 45nm node that can map AMS modules across 
22nm to 90nm technology nodes. A systematic emulation approach to map any 
analog transistor to 45nm PANDA cell is proposed, which achieves transistor 
level matching accuracy of less than 5% for ID and less than 10% for Rout and Gm. 
Circuit level analog metrics of a voltage-controlled oscillator (VCO) emulated by 
PANDA, match to those of the original designs in 22nm and 90nm nodes with 
less than a 5% error. Several other 90nm and 22nm analog blocks are successfully 
emulated by the 45nm PANDA platform, including a folded-cascode operational 
amplifier and a sample-and-hold module (S/H). Further capabilities of PANDA 
  ii 
are demonstrated by the first full-chip silicon of PANDA which is implemented 
on 65nm process This system consists of a 24×25 cell array, reconfigurable 
interconnect and configuration memory. The voltage and current reference 
circuits, op amps and a VCO with a phase interpolation circuit are emulated by 
PANDA.   
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1    INTRODUCTION 
1.1     Background 
The scaling of CMOS technology provided tremendous opportunities for 
integrated circuit design, enabling the integration capacity of billions of 
transistors [1]. The motivation for significant research in the design of power 
efficient signal processing systems has stemmed from the growing demand for 
complex information processing on portable devices. One method to achieve such 
low power designs has been to utilize analog signal processing, analog-to-digital 
converter (ADC) and the digital signal processing (DSP) core in the same system-
on-chip (SOC). However, the performance of the analog device will continue to 
degrade with ongoing device scaling, especially with the intrinsic gain of a single 
transistor [2], [3].  
Reduced headroom (around 1V), makes several gain and impedance 
enhancement techniques such as cascoding impractical. Overall, development of 
analog and mixed-signal integrated circuits (AMS ICs) in deep sub-micron 
processes has become increasingly expensive, complex, and lengthy [1]. By 
leveraging a programmable analog platform, similar to a digital Field 
Programmable Gate Array (FPGA), it becomes possible for analog designers to 
attain the benefits of rapid prototyping, hardware emulation, and smooth 
migration to advanced technology nodes [4]-[6]. To retain such rapid-prototyping 
capability and flexibility of FPGAs, previous commercial and academic efforts 
focused on an analog counterpart of the FPGA, namely Field Programmable 
Analog Arrays (FPAAs) [7].  
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Typical building blocks in an FPAA range from analog macros, such as 
switched capacitor circuits [8], [9], operational amplifiers and trans-conductance 
amplifiers [10], [11] to mega-modules like ADCs, DACs, track and hold circuits 
[2]. In certain applications, floating-gate transistors were used as reconfiguration 
switches for the FPAA [12]-[16]. However, limited by the type and number of 
these primitives, FPAAs still do not have sufficient functionality and versatility 
for large-scale analog applications. Their performances are further degraded by 
low implementation density and high interconnect parasitic [10], [11], [14], [15]. 
In this study, a technique for transistor-level programmable analog design, 
named Programmable ANalog Device Array (PANDA) is proposed [18]. It 
enables device and circuit level optimization for various design choices through 
benchmarking representative AMS modules and aims to demonstrate the potential 
of the new analog platform. It also achieves transistor-level fine-granularity 
emulating and tuning flexibility in hardware, which is limited in a conventional 
field-programmable-analog-array (FPAA) or other analog reconfigurable 
approaches [19]. Moreover, the interest of this methodology for hardware 
emulation lies in the speed-up of the validation of AMS ICs, with lots of analog 
circuits and digital circuits interconnected with feedback and feed-forward loops, 
whose simulation would be cumbersome and lengthy (Fig. 1.1). With the 
degradation of transistor analog properties in advanced technology nodes, the 
design trend is going away from simple analog circuits to complex digitally 
assisted analog systems which would take considerable simulation time for their 
validation. Hence PANDA would assist designers in fast validation of AMS ICs; 
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thereby help gain confidence and reduce design iterations in the expensive 
advanced nodes. 
The feasibility and versatility of the transistor-level PANDA platform are 
demonstrated through backward-emulation (BE), where a network of scaled 
transistors is constructed to reproduce the analog behavior of a single longer-
channel device (e.g., 45nm PANDA emulating 90nm design) and forward-
emulation (FE), where longer-channel devices are employed to emulate AMS 
design at a more advanced node (e.g., 45nm PANDA emulating 22nm design). A 
common 45nm PANDA platform developed for both FE and BE is presented in 
this study. While PANDA BE helps fast prototyping of design at mature node, 
PANDA FE is critical to reduce the design risk associated with scaled devices and 
improve pre-silicon design confidence. To demonstrate further the capabilities of 
Fig. 1.1. The architecture: of digitally assisted analog system 
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PANDA, a full system consisting of PANDA cells, reconfigurable interconnect, 
configuration memory and Serial Peripheral Interface (SPI), is designed in UMC 
65nm technology. 
 
1.2.    Programmable Analog Device Array 
Fig. 1.2 illustrates the basic structure of the proposed PANDA platform. 
Similar to a digital FPGA, it consists of programmable blocks of the device array, 
PANDA
PANDASwitch
PANDA
PANDA
Switch
Switch
Switch
PANDA
Fig. 1.2. The architecture and components of a digital-controlled 
programmable analog platform: similar to a digital FPGA, it consists of 
programmable blocks of the device array and switches 
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which emulates the behavior of an analog device, and switches (shown in Fig. 
1.3). Key features in this platform include programmable cell and switches. 
 
1.2.1. Programmable PANDA Cell 
Distinguished from a digital logic design, the transistor is the fundamental 
building block in an analog design, requiring precise adjustment of its operating 
conditions. Therefore, the successful emulation of each transistor behavior in an 
analog design is the key to reproducing the system performance. In this study, an 
array of scaled digital transistors is introduced to achieve this goal. Such an array 
is able to emulate the important metrics of a single analog transistor at the same 
bias condition, such as transconductance (gm) and output resistance (ro). 
 
1.2.2. Programmable Switches 
Similar to digital FPGAs, transmission gate based switches are required to 
Fig. 1.3. The original analog transistor and a 3-transistor PANDA cell. 
 
1
1 0
PANDA cell: an array of transistors 
or passive elements, which are 
programmed by digital bits
Switch: transmission gate based 
interconnection
G
D
S
G
D
S
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reconnect PANDA cells, depending on the topology of the analog circuit. To 
avoid their impact on analog performance, the synthesis of switches will be 
integrated into the cell reconfiguration, and their impact will be compensated 
during the sizing of PANDA cells (Fig. 1.3). Similar to digital FPGAs, 
transmission gate based switches are required to reconnect PANDA cells, 
depending on the topology of the analog circuit. To avoid their impact on analog 
performance, the synthesis of switches will be integrated into the cell 
reconfiguration, and their impact will be compensated during the sizing of 
PANDA cells. 
 
1.2.3. Parastics Resuction 
One of the limitations of traditional FPAAs is high parasitics from switches in 
Fig. 1.4. The switch in analog network connects. 
  
Connecting two digital gates:  
extra timing, but the same functionality 
switch 
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the signal path. The additional resistance and capacitance dramatically lower the 
small signal bandwidth of the system. The proposed solution leverages the 
aggressive scaling of CMOS transistors, which significantly reduces the 
parasitics, and reproduces the AC behavior across technology nodes. 
These merits are demonstrated through the emulating of multiple high speed 
benchmarks circuits, including the operational amplifier, VCO, and S/H modules. 
One of the limitations of traditional FPAAs is high parasitics from switches in the 
signal path. The additional resistance and capacitance dramatically lower the 
small signal bandwidth of the system. The proposed solution leverages the 
aggressive scaling of CMOS transistors, which significantly reduces the 
parasitics, and reproduces the AC behavior across technology nodes. 
 
1.3.    Organization 
The rest of the thesis is organized as follows. Chapter 2 focuses on the 
principles of re-configurability and explains the details of a transistor-level 
PANDA cell design. In Chapter 3, several benchmarks circuits, including the 
operational amplifier, sample and hold (S/H) modules, and voltage-controlled 
oscillator (VCO) are used to demonstrate the methodology at both 22nm and 
90nm nodes. In Chapter 4, an overview of the first PANDA silicon is presented 
and explains its implementation in UMC 65nm technology. In Chapter 5, 
concluding remarks are presented.  
 
  
  8 
2    PRINCIPLES OF TRANSISTOR-LEVEL ANALOG RE-
CONFIGURABILITY 
Transistor-level optimization, such as biasing and sizing is the fundamental 
step of an analog design procedure. To successfully map any analog circuit to a 
target platform, it is essential to emulate the desired behavior of each analog 
transistor and to achieve very fine granularity of reconfiguration. This section 
discusses the principles and design of a PANDA cell in order to find a simple, 
physical, and generic solution. 
 
2.1    Analog Properties in Scaling 
Achieving a good balance among various performance metrics is one of the 
fundamental challenges in analog design. While such trade-offs are complex, they 
can be linked to fundamental attributes of transistors [20]. Some important analog 
attributes include the bias current (ID), transconductance (gm), and output 
impedance (ro). A detailed understanding of these device-level effects, as well as 
their scaling trend, provides a useful insight into analog circuit construction. 
Based on first-order short-channel MOSFET models [21], these analog properties 
can be described using the following equations for a short-channel device in the 
saturation region:  
 
(2.1) 
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Fig. 2.1. The scaling trend of transistor properties at same bias conditions. gm 
and ro are normalized by those of 45nm node transistor to compare their trend 
between each technology node. Because of the thinner gate dielectric and faster 
carrier transport, gm increase at smaller technology nodes and ro degrades 
mainly due to stronger DIBL effect. 
where vsat is the saturation velocity, Cox is the gate capacitance, VTH0 is the long-
channel threshold voltage VTH, and α is the drain-induced barrier lowering (DIBL) 
coefficient, which significantly influences the output impedance. The small signal 
parameters gm and ro can be represented by: 
 
(2.2) 
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(2.3) 
 
Fig. 2.1 illustrates the trends of these properties, using the Predictive 
Technology Model [22]. Under constant bias voltages and transistor width, ID and 
gm increase at smaller technology nodes, because of thinner gate dielectric and 
faster carrier transport. On the other side, ro degrades with device scaling mainly 
due to stronger drain-induced barrier lowering (DIBL) effect. These observations 
match the model prediction in Eqs. (2.1-3), helping to guide the construction of a 
PANDA cell, as presented in the next section. 
 
2.2    PANDA Cell Topology and Sizing Strategy 
The foundation of the PANDA platform is a programmable cell, which 
consists of transistor stacks, parallel branches and if needed, a pre-amplifier (pre-
amp) as shown in Fig.2.2 (b). The platform maps the analog properties of both 
backward-emulation (BE) and forward-emulation (FE). As shown in Fig.2.1, the 
focus is to boost the transconductance for FE and decrease it for BE. Such a cell 
should be generic to handle various analog conditions and it should also be area-
efficient to minimize the parasitics. The cell construction is based on device 
physics so that the accuracy and scalability will be guaranteed. Fig.2.2 (b) 
presents such a transistor-level solution for analog mapping. Three digital 
transistors are employed in this structure, based on the consideration of MOSFET 
scaling properties:  
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Fig. 2.2. The transistor-level mapping with a PANDA cell. (a) The original 
analog transistor. (b) A 3-transistor PANDA cell. The pre-amplifier and T3 can 
be connected to the cell or bypassed. (c) The equivalent circuit of the 3-
transistor PANDA cell. Ron2 and Ron3 are the on resistance of T2 and T3. 
VD
VG
Vs
(a) (b)
ID
IDT1
T2
AVG
VDD
VG
T3
VS
(c)
IDVG T1
Ron2
VD
VS
Ron3
Pre-amp VD
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 T1: T1 is the primary transistor in the cell to match the analog properties 
of the original transistor. 
 T2: T2 is added in series to T1. It has the same gate bias as that of T1 and 
operates in the linear region. 
 T3: T3, which is gate biased at VDD, is added in parallel to T2 in order to 
better control the source end of T1. Based on the requirement of gm and ro, 
T3 can be connected to the cell or bypassed (Fig. 2.2(b)). 
 Pre-amplifier: A pre-amplifier is an essential unit in the cell for the 
purpose of gm boosting if required (i.e., FE). Its design principle is 
explained in the next section. Based on the requirement of gm, the pre-
amplifier can be connected to the cell or bypassed (Fig. 2.2(b)). 
Several critical analog transistor properties, such as ID, Gm, and Rout, can be 
matched by tuning the transistor size in this parallel-series network. To achieve 
uniformity within each cell, all devices have the same gate length and VTH. An 
NMOS transistor is mapped to an NMOS only cell, and a PMOS only cell is used 
to map a PMOS transistor. Since analog design usually involves multiple gate 
lengths and VTH values in practice, PANDA offers a couple of gate lengths and 
two VTH values, which are applied to all transistors in a cell. This improves the 
flexibility and accuracy in the matching procedure. In order to match the analog 
properties of the original transistor, the sizes of T1, T2, and T3, which are defined 
W1, W2, and W3 respectively, act as the tuning knobs during the matching process. 
Fig. 2.2 (c) shows the equivalent circuit of the 3-transistor PANDA cell. 
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As T2 and T3 operate in linear region, they can be considered as variable 
resistors whose resistance can be controlled by their widths W2 and W3. The 
equivalent transconductance (Gm) and output resistance (Rout) of the PANDA Cell 
can be expressed in terms of the device parameters as follows. 
 
(2.4) 
 
 
where gm1 is the transconductance of T1 and Ron2, Ron3 are output resistance of T2 
and T3, respectively. The combined device output impedance is defined by 
 
        (2.5) 
 
Since gm1ro1 >> 1, the output impedance can be approximated by 
 
       (2.6) 
 
The parallel combination of T2 and T3 serves as source degeneration that 
reduces Gm, but boosts Rout by the degeneration factor, 1+gm1 ∙ (Ron2||Ron3). Since 
Ron2 and Ron3 can be approximated as 
 
             (2.7) 
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Fig. 2.3. The Gm and Rout trend of the PANDA cell according to sizing 
transistors in the cell. The bias voltages and current are constant (VD=0.4 V, 
VG=0.5 V, VS=0 and ID=20 uA). The right side points are the values of gm and 
ro of the single transistors in different technologies. All points are normalized 
with respect to the 45nm single transistor performance for comparison. The 
shaded areas are the possible Gm and Rout matching ranges using 45nm 
PANDA. 
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the degeneration factor can be maximized when W2 and W3 are minimum, 
achieving the lowest Gm and the strongest Rout. The matching is an iterative 
process: initially, W1, as the size of the primary cell transistor, is adjusted to 
match ID; then W2 and W3 are tuned for Gm and Rout matching. The iteration 
continues until the errors in all three metrics are small enough.  
Fig. 2.3 shows the matching ranges of Gm and Rout of a 45nm PANDA cell 
compared against that of transistors across different technology nodes at the same 
bias current and voltages. The region of Gm that can be achieved by a 45nm 
PANDA cell for different W2, W3 and fixed bias current is shown in Fig. 2.3 (a). 
For small W3, Gm increases with increase in W2, but at sufficiently large W3, Gm is  
independent of W2 which is evident from Eq (2.4). It shows that a 45nm PANDA 
cell can achieve Gm of transistors across 32nm to 90nm nodes; however, to match 
Gm of advanced technology node transistors like 22nm special Gm boosting circuit 
is required. The region of achievable Rout of a 45nm PANDA cell for varying W2, 
W3 sizes at fixed bias current is shown in Fig. 2.4 (b). It can be observed that for 
small W3, Rout decreases with increase in W2 but the dependence of Rout on W2 
decreases as W3 increases which is evident from Eq (2.6). It illustrates that 45nm 
PANDA cell can successfully emulate the Rout of transistors across 22nm to 
90nm technology nodes. 
 
2.3    Design of Pre-amplifier 
In order to achieve higher transconductance Gm associated with advanced 
node transistors (for FE), a pre-amplifier before the transistor is required. In 
  16 
Fig. 2.4. The pre-amplifier structure in a PANDA cell. (a) Two stage amplifier 
with five transistors. (b) The equivalent circuit of the second stage. Rin and RF 
are the resistance of the first stage and feedback path through M5. 
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designing of large-scale analog circuits, each cell size should be optimized for the 
area-efficiency. To achieve efficient area utilization, a two-stage amplifier is 
introduced as shown in Fig. 2.5. The gate of PANDA cell needs to provide high 
impedance; otherwise after connecting to other PANDA cells, the DC bias 
conditions would be destroyed. The first stage (Stage 1), placed before the second 
stage (Stage 2), preserves DC bias conditions, which guarantees high input 
impedance for the pre-amplifier. This proposed five transistor structure maintains 
the simplicity and the functionality of the cell structure. While both stages are 
similar to structure of an inverter, Stage 1 uses a diode connected load for easy 
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Fig.2.5. Voltage transfer characteristic (VTC) of the pre-amplifier. 
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control of output DC voltage; Stage 2 adds a resistive path, M5, between its input 
and output nodes in order to control the gain and broaden the linearity range [23]. 
M2 and M4 are identical, while M1 and M3 are also identical enabling DC 
voltage control. Through the adjustment of the P/N ratio of each stage, the input 
and output nodes of both stages can be tuned to the same level as that of the gate 
voltage of original analog transistor (i.e., reaching the logic threshold of each 
inverter). Such a balance minimizes the DC current through M1, and maximizes 
the linearity range of the gain. Note that Stage 2, which has a DC path between 
the input and output node, is located after Stage 1.  
The overall gain of the pre-amplifier is calculated as follows: since M3 is 
diode-connected, the gain of the first stage is given by gm4/gm3 and the second 
stage gain can be derived through the equivalent circuit model as shown in Fig. 
2.4 (b). 
 
                                              (2.8) 
 
 
where Rin is the first stage output resistance (1/gm). Since (gm1+gm2) ∙ (RF||ro1||ro2) 
>> 1, it can be approximated as 
 
                                                                     
                                         (2.9) 
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Therefore, the total gain is 
 
      (2.10) 
 
As shown in Eq. (2.10), the total gain of the pre-amp can be controlled by 
sizing M4 and M5 transistors. Fig. 2.5 illustrates the overall voltage transfer 
characteristics of the amplifier. While increasing the size of M5 ensures sufficient 
Fig. 2.6. The region of Gm achievable by the PANDA cell with the pre-
amplifier. The right side points are the values of gm of the single transistors in 
different technologies. All points are normalized with respect to the 45nm 
single transistor. 
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gain since the linearity can be obtained by increasing the size of M5. Fig. 2.6 
shows the region of Gm achievable by the PANDA cell with the inclusion of pre-
amplifier compared against the Gm of different technology transistors at the same 
bias conditions. As shown in Fig.2.6, with a pre-amplifier gain of 1.57, Gm of 
22nm node transistors can be emulated by the PANDA cell. Thus, this simple 
structure is flexible to fit various requirements of Gm boosting and gate bias 
control, but may limit the tuning range due to its non-linearity range. 
Theoretically, forward and backward emulation of analog transistors is feasible 
across any number of technology generations, i.e. a 90nm PANDA cell can 
emulate a 22nm or 0.35um analog transistor. Since PANDA mapping is 
performed considering same bias conditions (both voltage and current) for the 
analog transistor and PANDA cell, emulation capability is limited only to two or 
three technology generations where nominal supply voltages do not scale much. 
Therefore, 45nm PANDA is chosen as an example to emulate 22nm (FE) and 
90nm analog circuits (BE), both of which are two generations apart from the 
PANDA technology node. 
 
2.4    Automatic Sizing of a PANDA Cell 
The digital FPGA platforms gained popularity in the design community since 
they facilitate rapid prototyping and design validation of digital circuits. 
Computer Aided Design (CAD) tools play a major role in the development of 
FPGAs as they efficiently map the design to the logic cells in FPGAs. Exhaustive 
search on transistor sizes for mapping the AMS design to PANDA cells is time 
  21 
Original Netlist
Bias Voltage of Each Transistor 
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Bias Current of Each Transistor (ID)
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Fig. 2.7. Automatic PANDA mapping Methodology. 
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consuming, hence not feasible for large-scale analog emulation. The main tasks of 
an effective CAD tool in the PANDA methodology are (i) partitioning of the 
analog circuit into transistors, (ii) mapping of each transistor to PANDA cells and 
(iii) placement and routing of PANDA cells. The target circuit to be emulated is 
partitioned into analog transistors along with their bias information required for 
mapping. 
Mapping of each analog transistor to a PANDA cell in order to match the 
transistor-level analog properties is an iterative process. The methodology to map 
a given AMS module into PANDA platform is summarized in Fig. 2.7. The sizes 
of transistors T1, T2 and T3 in Fig. 2.2(b) are increased or decreased depending 
on whether the error in ID, Rout and Gm between the target transistor and PANDA 
cell is positive or negative. T1 and T2 are used to control ID and Rout, whereas T3 
and a preamplifier are used to match Gm. The sizing step of the transistors is also 
changed adaptively from coarse to fine and vice-versa depending on the 
percentage of error, to achieve faster convergence without sacrificing the 
accuracy. When the error is high, the transistor size is changed with coarse steps 
for speedy arrival at the final solution. On the other hand, when the error is low, 
the transistor size is changed with fine steps to arrive at the accurate size. In the 
case of forward emulation where a preamplifier is required, sizing of M1/M2, 
M3/M4 shown in Fig. 2.4(a) is performed to match the DC bias voltage same at 
the output as the input of the preamplifier. Then M5 is sized to match IDS-VGS 
characteristics and hence Gm. Sizing of M1/M2, M3/M4 and M5 is accomplished 
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Fig. 2.8. An example of Forward Emulation transistor mapping.  
0.6 0.7 0.8 0.9
30
45
60
75
 
 
I D
 (

A
)
VD (V)
V
G
0.55V
0.525V
0.5V
300mV
m
0.45 0.50 0.55 0.60 0.65
0
200
400
600
I D
 (

A
)
V
G
 (V)
80mV
V
D
=0.55, 0.75, 0.95V
  24 
Fig. 2.9. An example of transistor mapping. Nominal bias: VG=0.55V, 
VD=0.81V, VS=0.23V. Within the matching range, the maximum error in 
ID < 5%, in Gm and Rout < 10%. 
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by using a binary search algorithm. Mapping is completed when the sum of 
absolute errors in ID, Rout and Gm reaches a minimum.   
Fig. 2.8 and Fig 2.9 show the examples of the automatic size matching 
between a 45nm PANDA cell (L=100nm) and a 90nm analog transistor (L = 
200nm), and the matching between a 45nm FE PANDA cell (L=60nm) and a 
22nm analog transistor. The matching range for VG and VD is 80mV and 300mV 
respectively in BE Fig. 2.8. Also, Fig. 2.9 shows that voltage matching ranges of 
FE are 50mV for VG and 200mV for VD. For FE, the matching range is usually 
limited by the linearity range of the pre-amplifier. The maximum mapping errors 
are optimally controlled (< 3% in ID, < 10% in ro and gm). Such matching 
accuracy is sufficient to reproduce DC performance for both FE and BE 
applications.  
 
2.5    Integration of the Switch 
In addition to programmable PANDA cells, programmable switches are 
needed to configure the cell connection, based on the original analog design 
topology. By utilizing a programmable metal-fuse, which enables a one-time-
programmable post-silicon tuning, can help minimize the challenges of 
programmable switches [24], [25]. In this study, the transmission gate is 
employed as the switch (Fig. 2.1), for the sake of simplicity. However, different 
from a switch in a digital FPGA system where it is always linked to a high 
impedance node (i.e., gate input), the switch in an analog design may be required 
to connect two low impedance nodes, such as the source and drain of two 
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transistors. In this condition, it may induce some voltage drop across the switch 
which significantly affects the DC bias conditions, small signal gain and 
bandwidth [2]. The solution is to size the cell transistors in the presence of the 
switch, as shown in Fig. 2.2(b). With the existence of the switch, the additional 
voltage drop is absorbed by cell transistor sizing during the emulation procedure. 
Following the cell configuration, there will be no additional voltage drop or 
performance degradation when the cells are connected. The metal wires used for 
routing the signals also have some resistance, however this resistance is negligible 
Fig. 2.10. The mapping error of ID, Rout and Gm versus the switch resistance 
and capacitance. 
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compared to the resistance of the transmission gate switch. For instance, the 
resistance of metal interconnects in the 45nm node with the minimum width 
ranges from 5Ω/µm in metal layer-1 to 3Ω/µm in metal layer-5 [26], which is too 
less compared to the ON resistance of transmission gate switch. The mapping 
error of ID, Rout and Gm depends on the size of the transmission gate switch as 
illustrated in Fig. 2.10, which shows the total size of the mapped transistors T1, 
T2 and T3 for different switch resistances at 3 bias currents of 20µA, 50µA and 
100µA. As the resistance of the switch increases, the voltage drop across the 
switch increases and hence the sizes of T1, T2 and T3 required for matching the 
ID, Rout and Gm of the target transistor increases. Also the mapping error in Rout 
and Gm increases as the resistance of the switch increases as shown in Fig. 2.10. 
However the increase of these sizes leads to the spike in the parasitic capacitance 
as shown in Fig. 2.10. Thus in this study, switch sizes were based upon meeting a 
matching accuracy of less than 10% for Rout and Gm, the boundary between the 
two shaded areas in Fig. 2.10. The maximum size of the design that can be 
implemented in PANDA would also be limited by the parasitics of the 
programmable routing switches. It can be expected that PANDA methodology 
will be able to emulate circuits with several hundreds of equivalent analog 
transistors. 
 
2.6    Parasitics and AC Performance Recovery 
While the procedure detailed in Chapter 2.4 matches the I-V curves to the first 
derivatives, the impact of such a matching on parasitic capacitance needs to be 
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evaluated for AC circuit behaviors (e.g., unity-gain frequency, slew rate, etc.). 
Fig. 2.11 illustrates the total cell parasitic capacitance during the tuning, as a 
variable of bias voltages and the matching error. The error in ID is controlled to be 
smaller than 1% in order to ensure the matching of DC bias conditions after all 
cells are connected, and the errors in Gm and Rout are monitored; the total cell 
parasitics is normalized with respect to the original transistor, i.e., the parasitic 
capacitance stays the same if the normalized value is one. Two matching cases are 
Fig.2.11. The cell parasitics depend on the bias condition and the accuracy 
requirement. The cell parasitics are normalized to that of the original 90nm 
transistor. 
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shown, one from the VCO (Chapter 3.1.3) and the other from the folded-cascode 
operational amplifier (Op-amp, Chapter 3.1.1).  
There are mainly two factors influencing the cell parasitics: 
 Gate bias voltage: since ID is proportional to the product of W and (VGS-
VTH) (Eq. (2.1)), a lower VGS leads to smaller voltage headroom and thus, 
requires larger W1 to match ID, which increases the parasitic capacitance. 
 Matching error in Gm and Rout: with a larger W1 to match ID, Gm is usually 
over-estimated (Eqs. (2.2) and (2.4)). In this case, W2 needs to be further 
increased to reduce Gm, as indicated by Eq. (2.4). Therefore, a higher 
matching accuracy requires a larger cell size and larger parasitics. 
These tradeoffs can be observed in Fig. 2.11. For instance, due to larger VG 
than that of the NMOS and a better tolerance of Gm and Rout error, the PANDA 
cell to match the Op-amp NMOS may have a lower parasitics than the original 
90nm one, implying the feasibility to match the AC response of the Op-amp. On 
the other side, the parasitics in the VCO case will increase after the matching, 
because of lower VG and tighter error control. 
Matching the bias current (ID), transconductance (Gm) and output resistance 
(Rout) for each transistor to those of the PANDA cell ensures that DC performance 
metrics, such as DC gain, common-mode rejection ratio (CMRR), power supply 
rejection ratio (PSRR) and slew rate of the AMS units, are matched. However, AC 
performance of such circuits may be degraded in some cases, as parasitic 
capacitance at each node is hard to be evaluated and matched. AC performance 
limitation can be observed especially in forward-emulation where a scaled 
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technology transistor is emulated using a network of mature node transistors 
which are intrinsically slower. In order to achieve at-speed emulation (e.g. high 
speed input and output circuits), increasing the bias current (ID) facilitates the 
recovery of AC response.  
 
Fig.2.12. AC performance recovery of a 22nm OTA. By increasing the 
current by 1.4 times, the unity gain frequency is increased from 165 MHz to 
230 MHz. 
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(2.11) 
(2.12) 
(2.13) 
 
By increasing the bias current and transistor size by β, Gm increases β and Rout 
decreases by β. The decreased Rout results in the improvement of AC 
performance, maintaining the bias voltages for each PANDA cell. It is 
demonstrated by emulating a 5-transistor 22nm OTA with the 45nm PANDA as 
shown in Fig. 2.12. The unity gain frequency is boosted from 165 MHz to 230 
MHz by increasing the current by 1.4 times, but the DC gain (Gm ∙ Rout) is 
maintained. The AC performance recovery of VCO is also discussed in the next 
section. 
  
  32 
3    CIRCUIT BENCHMARKS FOR PANDA MAPPING 
3.1    Fundamental Analog Blocks 
Several representative AMS circuits have been chosen and mapped onto the 
proposed platform to demonstrate PANDA approach. Specific examples include a 
high-gain operational amplifier (op-amp), the most fundamental block in the 
analog design, a sample-and-hold module (S/H); and a wide tuning range VCO. 
The benchmark study starts from the custom design at the 90nm for BE emulation 
and at the 22nm for FE emulation, using the Predictive Technology Model [22]. 
The entire design, including the bias circuit, is then decomposed into transistors, 
each of which is automatically mapped to a 45nm PANDA cell as detailed in 
Chapter 2. Finally these 45nm PANDA cells are connected by the switches for 
performance evaluation. 
 
3.1.1    Folded-cascode Op-amp 
The op-amp is a fundamental building block in analog integrated circuit 
design, ranging from DC bias circuits to high-speed amplification or filtering 
circuits [27]. The op-amp design continues to pose a challenge as the supply 
voltage and transistor channel lengths scale down with each generation of CMOS 
technologies [28]. Design of the op-amp consists of determining specifications, 
selecting device sizes and biasing conditions, compensating the op-amp for 
stability, simulating and characterizing the op-amp Ao (open-loop gain), CMRR, 
PSRR, output voltage range, current sourcing/sinking capability, and power 
dissipation. Popular op-amp architectures include the current-mirror, folded-
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cascode, and the telescopic structure. Among them, the folded-cascode structure 
(Fig. 3.1) is commonly used because of its high DC gain and large unity-gain 
frequency. For this 90nm circuit, as well as the S/H module, gate length (L) of 
200nm is used for high gain and circuit robustness. The 45nm PANDA cell has 
L=90nm and VTH is 100mV lower than the nominal value. 
Table 3.1 compares the analog properties of each op-amp transistor after the 
mapping. The mapping of ID and Rout achieves higher accuracy than that of gm. 
The tolerance of gm error provides better area efficiency, as indicated in Fig. 3.3, 
and thus, improves the matching of AC performance. Since the analog properties 
Fig.3.1. The circuit topology of the folded-cascode op-amp (45nm PANDA cells 
(L=100nm) and 90nm analog transistors (L = 200nm) for BE, and 45nm 
PANDA cells (L=60nm) and 22nm analog transistors for FE). 
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such as ID, Gm, and Rout of each op-amp transistor are reproduced successfully, 
most analog attributes of the op-amp from both 45nm PANDA reach those of  
22nm and 90nm target op-amps. The 45nm PANDA op-amp captures the 
essential DC and AC characteristics. 
 
3.1.2     Sample-and-Hold 
The sample-and-hold module plays a crucial role in the design of data 
acquisition interfaces, particularly ADCs. S/H design is fundamentally difficult 
because of the tradeoff among multiple metrics, such as linearity, unity-gain 
frequency, large voltage swing, high drive capability, and low power dissipation 
[29]. 
TABLE 3.1 
Performance Comparison of both BE and FE 45nm PANDA based OP-AMPs 
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Fig.3.2. The 90nm design of the sample-and-hold module (L=200nm; the bias 
circuit is not shown). 
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Fig.3.3. Comparison of S/H module transient response. (a) Forward-
emulation settling time difference < 1%. (b) Backward-emulation settling 
time difference < 5%. 
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Fig. 3.2 illustrates the structure of a fully differential S/H stage. The operation 
is based on the switched-capacity, with an operational trans-conductance 
amplifier (OTA) in the center to support high-speed, high-resolution ADCs [30] 
[31]. Table 3.2 presents the OTA performance after mapping to a 45nm PANDA.  
The AC metrics, such as the slew rate and the settling time, match or slightly 
out-perform those in the original design. Fig. 3.3 presents the input and output of 
the S/H circuits between targets and 45nm PANDA. Good matching of the analog 
metrics of the OTA in S/H circuit between the target and PANDA circuit ensures 
proper matching of output transients. This guarantees the validation of the S/H 
operation. 
 
3.1.3    Voltage-Controlled-Oscillator 
Different from the op-amp and S/H, which mainly process analog signals, a 
VCO usually operates in a much wider range of operating points, and its output is 
TABLE 3.2 
Performance Comparison of 45nm PANDA based Fully Differential OTAs 
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VDD VDD VDD
VCTRL
Vout-Vout+Vin+ Vin-
Replica bias Bias buffer One of the 4-stage 
delay circuit
VBN
VBP
Fig.3.4. The circuit topology of the 90nm VCO (L=90nm for all 
transistors). 
autonomous. This mixed-signal unit is essential to today's microprocessor design, 
especially in PLL and DLL circuits [32], 33]. 
Fig. 3.4 shows the basic structure of the VCO design, including a 4-stage 
differential ring oscillator and the replica feedback biasing [32]. The minimum 
gate length (L=90nm for the original 90nm design and L=60nm for 45nm 
PANDA) is used in this example to achieve high oscillation frequency. Each 
delay stage contains a source coupled pair with symmetric loads. The PMOS bias 
voltage limits the lower bound of the output voltage swing. An external control 
voltage, VCTRL, changes the effective load resistance, tuning the delay of the 
differential ring oscillator and frequency. This design achieves better delay 
control and high rejection to dynamic supply noise [33].  
Since the VCO operates across a wide range of VCTRL, high accuracy in 
transistor-level matching is required to ensure correct voltage to frequency gain. 
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Fig.3.5. The bias control in VCO design. The response of bias current (ID) 
and voltage (VBN) under VCTRL tuning. 
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The proposed PANDA approach is capable of supporting such a need, as 
demonstrated in Fig. 3.5. Fig. 3.5 presents the response of bias current (ID) and 
voltage (VBN) under VCTRL tuning. The result from PANDA closely matches that of 
the original design and thus, promises the correct sensitivity of VCO performance 
to voltage tuning. On the other side, such fine matching inevitably leads to larger 
parasitics after the matching, as indicated in Chapter 2. Therefore, the oscillation 
frequency degrades in the PANDA circuit. 
Fig. 3.6 examines the tuning characteristic of the VCO frequency. As 
expected, the center frequency drops significantly after the mapping, due to the 
increase in parasitic capacitance, while the sensitivity to VCTRL is well maintained 
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Fig.3.6. The variation of VCO frequency with control voltage for forward 
and backward emulation. 
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by 45nm PANDA. The linearity also matches that of the original 22nm and 90nm 
design. The tuning range of this VCO is defined as the range of VCTRL beyond 
which the frequency has > 10% deviation from the linear control [34]. Under this 
definition, a similar tuning range is realized by PANDA. VCO is an important 
component in high speed I/O circuits. The validation of high speed I/O circuit 
functionality requires that VCO be emulated at the speed of its peripheral circuits. 
Especially, at-speed emulation of an advanced technology transistor using a 
TABLE 3.3 
Performance Comparison of Backward Emulation 45nm PANDA based VCOs 
 
TABLE 3.4 
Performance Comparison of Forward Emulation 45nm PANDA based VCOs 
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mature technology is very challenging as the intrinsic speed of a single transistor 
in an advanced technology node is much higher than that in a mature technology 
node. Moreover, a preamplifier in forward-emulation is used to boost Gm of the 
transistor in mature technology, which further adds more parasitic capacitance 
thereby degrading the frequency of operation. However, Fig. 3.7 successfully 
demonstrates that increasing the current (β ∙ ID can recover the VCO back to its 
original speed while maintaining its sensitivity to control voltage. The matching 
ranges of the actual frequency sensitivity to control voltage are 200mV for 
backward-emulation and 100mV for forward-emulation. 
Table 3.3 summarizes the comprehensive evaluation of VCO performance in 
45nm PANDA. Most important metrics, especially the sensitivity to the control 
voltage, the tuning range and the phase noise, are well matched. This confirms 
PANDA as a vehicle for functionality validation. 
 
3.2    High-Speed Input and Output Circuits 
For high performance, the critical timing path of the memory device from 
input to output must be carefully analyzed and modeled [35]. Therefore, high-
speed memory input and output interface circuits are idyllic choices to verify the 
PANDA approach. The critical timing path includes the input path, output path, 
clock distribution networks, and one or more de-skewing circuits. To analyze the 
timing issue, a receiver (RX) and transmitter (TX) are designed for the input and 
output paths, while a delay-locked loop (DLL) is designed and tested for its 
characteristics. The block diagram of a high-speed memory I/O interface is shown 
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in Fig. 3.7 and the highlighted blocks are benchmarked by PANDA. The 
benchmark begins with the custom design at the 90nm and 22nm [22]. For the 
45nm, the design specifications are designated based on JEDEC GDDR4 standard 
and JEDEC DDR3 standard for the 90nm design [36], [37]. 
 
3.1.1    Receiver and Transmitter 
The schematics of circuit blocks are shown in Fig. 3.8. The high-speed 
comparator enabled by a pre-amplifier and decision circuit is designed as a 
receiver along with a CML (current-mode logic) driver. In the high-speed 
memory system, input signals like clock, data, and C/A (command and address) 
are first captured by receivers and converted from external to internal signaling 
levels in precise timing. Fig. 3.9 shows the aperture time comparison of each 
mapping. The simulation assumes a clock rise/fall time of 20ps. The timing 
metrics of both 45nm PANDA are well matched with those counterparts. When 
Fig.3.7. The block diagram of memory I/O interface. 
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Fig.3.8. Benchmark circuit schematics; (a) a comparator with differential 
CML as input receiver (b) CML driver of the transmitter. 
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the speed is beyond 2.5 Gbps, CML is another solution for the output path. A 
CML-based output driver is shown in Fig. 3.8(b). To evaluate the performance of 
the driver, the transmission-line is assumed lossless and the length, zero, which 
directly connects the output of the driver and bridge termination. The eye-diagram 
at the output of the driver is compared in Fig. 3.10. The well matched results 
confirm PANDA as a vehicle for functionality validation. 
 
3.1.2    Delay-Locked Loop 
Fig.3.9. Aperture window of the receive amplifier versus the receiver input 
swing. 
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Fig.3.10. Input frequency versus eye opening of TX driver. 
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The first generation of DDR SDRAMs showcased clock frequencies of 
approximately 66-133 MHz, a speed slow enough to use a simple digital delay-
locked loop (DLL) to synchronize the clock with output data. High-performance 
GDDR4 SDRAMs have progressed from these previous generations by pushing 
speeds up to multi-giga-hertz range, while scaling cycle times down to less than 
1ns. To accommodate the improved performance of high-speed SDRAMs, a 
mixed-mode DLL which combines both digital and analog implementations is 
vastly emerging. A voltage-controlled delay line (VCDL), shown in Fig. 3.11, is 
suitable for the analog [38], [39]. The tuning characteristic and supply sensitivity 
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Fig.3.11. Self-biased VCDL schematic. 
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VDD
of the VCDL delay is illustrated in Fig. 3.12. The mapping strategy succeeds to 
the emulate of the sensitivity of the VCDL performance for both mapping cases. 
At the matching stage, each transistor is replaced by one PANDA cell, which 
under the same bias conditions, has the identical Gm and Rout, so that the VCDL 
behaves identically after matching. The performance comparisons of DLL using 
the VCDL are shown in Table 3.5. As shown in Fig. 3.13, the sensitivity to Vctrl 
is well maintained by the 45nm PANDA. However, Table 3.5 illustrates the 
locking range drop resulting from an increase in parasitics which is discussed in 
Chapter 3. The following section will discuss alternate strategies to address such 
concerns shown after mapping.  
The expected DC behavior matching process comes with large parasitics. In 
the PANDA cell, for instance, as the VGS decreases, the W1 size is required to 
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TABLE 3.5 
Performance comparison of DLL using 45nm PANDA  
increase to maintain an equal ID, which contributes to greater parasitics. 
Moreover, the number of parasitics again inflates as the W1 size increases, Gm 
reaches an increasingly greater value, and in an effect to reduce this value, the 
sizes of W2 and W3 proportionately grows. This condition is seen in Fig. 3.13, 
where within the entire voltage control region, the delays of VCDL after an 
original PANDA mapping are much greater than those with a stricter Gm and 
Rout error regulation. The speed matching method aims to control such variance 
in VCDL speeds through two different approaches: the increase of ID, and the 
reduction of parasitics and resistance.  
1) The most important element of VCDL is the fully differential delay stage. 
The charge or discharge time of the delay stage highly depends on ID. 
Thus, boosting ID reduces the delay time, which eventually contributes to 
an increase of speed.  
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Fig.3.12. The sensitivity of VCDL performance to external voltages; (a) 
the unit delay versus the control voltage. (b) the sensitivity of VCDL 
delay to external voltages. 
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Fig.3.13. The speed and sensitivity of VCDL performance to external 
control voltage; (a) 45nm tech maps 22nm (b) 45nm maps 90nm. 
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2) The charging or discharging process is through the internal capacitance 
and resistance in VCDL. The boosting ID associates with the reduction of 
the Rout, because of the same bias voltage condition. The reduced Rout 
promises decreasing the time constant of VCDL, and therefore the speed 
can be improved. 
 
Fig. 3.13 shows the speed match method in effect, as over a wide control 
voltage area, the ID is tuned and the PANDA cell resized, which allows for the 
most accurate Gm level to be reached, reducing the delays and eventually 
matching the original values of the VCDL. The boosting factor β was 1.14 and 
1.31, respectively, for the 90nm (DDR3) and 65nm (GDDR4) mapping. However, 
β is not supposed to keep going up without the limitations of the sensitivity match 
and power consumption. Other metrics of the speed matching strategy, such as 
minor errors of Gm and Rout, constrain the increase of β. 
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Fig.4.1. Layout of 65nm PANDA chip layout. 
4    CIRCUIT BENCHMARKS FOR PANDA MAPPING 
 To demonstrate the capabilities of PANDA, a full system consisting of 
PANDA cells, reconfigurable interconnect, configuration memory and Serial 
Peripheral Interface (SPI), is designed and fabricated on UMC 65nm technology. 
The system is comprised of 24×25 array of PANDA cells connected by 
transmission gate based interconnect switches.  
  53 
 
Fig.4.2. Die photograph of the 65nm PANDA chip. 
4.1    Bandgap Voltage Reference 
A bandgap voltage reference is one of the most popular reference voltage 
generators due to its temperature independent capability. Since it produces a fixed 
(constant) voltage irrespective of power supply variations, temperature changes 
and loading on the device, it is widely used in integrated digital and analog 
devices[40]. Fig. 4.2 shows the bandgap reference voltage circuit schematic for 
short-channel processes which operate with below 1V supply [41] [42]. A 
proportional to absolute temperature (PTAT) current (IPTAT) is generated by the 
diodes D1 and D2 together with the resistor, R, considing the addition of the L·R 
resistors.  
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Fig.4.3. Bandgap reference voltage circuit schematic. 
R
D1,1
VREF
N·R
D2,K
L· RL·R
ICTAT+IPTAT
ICTAT
IPTAT
VDD
 
               (4.1) 
 
The diode voltage decreases as temperature increases. It causes the current 
through the L·R resistors to decrease (ICTAT) which is complementary to absolute 
temperature (CTAT).  
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                                       (4.2) 
 
Therefore, the total current is driven through the N·R resistor and the output 
voltage VREF becomes 
 
                        (4.3) 
 
Fig.4.4. The comparison of the bandgap reference behavior. 
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VREF is determined by the resistance ratio, minutely influenced by the absolute 
value of the resistance. The temperature behavior is  
 
         (4.3) 
 
VD1 has a negative temperature coefficient of -1.6 mV/°C, whereas VT has a 
positive temperature coefficient of 0.086 mV/°C. The resistance ratio N and L are 
determined so that the temperature coefficient of VREF is zero. Fig. 4.4 shows the 
comparison of the behavior in the bandgap reference voltage over temperature. It 
is shown that the reference voltage  is well emulated by PANDA. 
 
4.2    Folded-cascode Op-amp with class AB Output Buffer 
As shown in the previous chapter, PANDA can emulate all the important 
functionality of op-amps. Further validation is shown by emulating the folded-
cascode op-amp with class AB output buffer circuit. Class A op-amps have poor 
large signal behavior since their bias currents are constant, resulting in a slew-
limited transient response whereas class AB op-amps have a low and well-
controlled quiescent current, which is automatically boosted when a large 
differential voltage is applied [43]. It is well suitable for the low power and lower 
voltage operation circuits [44]. Fig 4.5 shows the schematic of the folded-cascode 
op-amp with class AB output buffer and the current reference circuit generated by 
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Fig.4.5. (a) Current reference circuit (b) Folded-cascode Op-amp with class AB 
buffer circuit schematic. 
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the voltage to current conversion of the bandgap reference voltage.  All the bias 
currents (VBP1, VBP2, VBP_AB, VBN1, and VBN_AB) are generated by using the current 
reference circuit which are also emulated. 
The comparison of the properties in each op-amp after mapping is shown in 
Table 4.1. Since the analog properties such as ID, Gm, and Rout of each op-amp 
transistor are reproduced successfully, most analog attributes of the op-amp from 
both 65nm PANDA reach the target op-amp. The 65nm PANDA op-amp captures 
the essential DC and AC characteristics. 
    
4.3    VCO with a Phase Interpolation Circuit 
To demonstrate the capabilities of PANDA on silicon, a voltage-controlled 
oscillator is also implemented in 65nm PANDA with phase interpolation circuit. 
 TABLE 4.1 
Performance Comparison of 65nm PANDA based Op-amp with Class AB 
Output Buffer 
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Fig.4.6. The variation of VCO frequency with control voltage. 
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TABLE 4.2 
Performance Comparison of 65nm PANDA based VCOs 
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Fig.4.7. 65nm PANDA phase interpolator output. 
The VCO schematic is the same as shown in Fig. 3.11. Fig. 4.6 shows the 
comparisons of the frequency range of each VCO. As seen in Table 4.2, the center 
frequency of PANDA VCO is slower than the target due to the parasitics, while 
the sensitivity to the control voltage is well matched (Fig.4.6).  
In phase-locked loop based clock and data recovery systems, VCOs are used 
to generate four or eight phases of a clock. However, those phases are not enough 
for high-speed signaling circuits where precise clock synchronization is required.  
A higher phase granularity can be achieved by using Phase interpolation circuits. 
It is also widely used technique to overcome the phase range limitation of delay-
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Fig.4.8. Schematic of the phase interpolation circuit. 
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locked loop (DLL) with voltage-controlled delay elements (VCDL) in clock and 
data recovery systems [45] [46].  Fig. 4.8 shows the schematic of the phase 
interpolation circuit. The VCO creates 0°, 90°, 180°, and 270° phases. Two of 
these phases are fed into the phase interpolator, based on which quadrant the 
desired output phase is situated. As shown in Fig 4.7, the inputs are the 0°, 90°, 
180°, and 270° phase signals.  The output phase of the phase interpolation circuit 
can be expressed as  
 
              (4.4) 
 
where k can be 0, 0.25, 0.75, or 1 for a 4-bit control. Fig. 4.7 shows the phase 
interpolator output of 65nm PANDA. An addition of four phases between 0° and 
90° phases can be seen.  
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5    CONCLUSIONS 
A design methodology achieving a transistor-level programmable analog 
design is presented. The proposed programmable PANDA cell consists of three 
scaled transistors to emulate an individual analog transistor DC and AC 
performance under various bias conditions. PANDA fundamentally overcomes 
the shortcomings of previous FPAAs, achieving transistor level granularity, 
convenient reconfiguration, and generic mapping of any analog design between 
process nodes. A systematic mapping algorithm that maps any analog transistor to 
the PANDA platform within 10% error is also proposed. The effectiveness in 
analog emulation and prototyping is demonstrated through the mapping of several 
representative AMS modules, including the op-amp, sample and hold stage, and 
VCO. The fundamental performance metrics of these circuits can be emulated, 
however other circuit metrics, such as noise, matching, offset, and distortion, 
cannot be exactly emulated because they depend more on technology parameters 
and physical layout than the transistor properties (ID, Rout and Gm). Recovery of 
AC performance metrics such as op-amp bandwidth, VCO which are degraded 
because of re-configurability, is demonstrated. Overall, this technique promises a 
new approach toward programmable analog design, which is vitally important for 
design productivity and provides new opportunities to study the impact of each 
analog transistor on the output offset by changing the programmable width in the 
PANDA cell.  
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